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Pulse-Code-Modulation Baseline Correction

for Low Signal-to-Noise Ratios 
.
Transmitted binary data appear as a sequence of 
positive and negative pulses occurring in random 
order. Binary bit detectors differentiate between the 
positive and negative pulses by comparing them with a 
reference voltage. Ideally, this reference would lie at 
the midpoint between the plus and minus maxima, 
thus, in effect, establishing a baseline. In practice, how-
ever, extraneous voltages get superimposed on the 
binary data which cause a mislocation of the midpoint 
voltage. Therefore, if the data are to be read correctly, 
the bit detection system will have to include a means 
for reestablishing the baseline voltage to its correct 
value, Conventionally, a baseline reference is obtained 
by using a clamping circuit that detects a peak and 
arbitrarily assigns a bias to it that establishes the 
"zero" line for the positive and negative pulses. This 
technique, however, works best when the signal-to-
noise ratio (S/N) is high. 
In a newly developed system, time-shared integrate-
hold-dump circuits are used to separate the dc level 
due to the signal (bit information) from the dc signal 
due to the baseline error. The system performs this 
function when the S/N is very low. The system detects 
the baseline error, filters it, and then algebraically 
adds enough voltage to a servo loop to reduce the error 
signal to zero. It works on the assumption that the 
beginning and end of each bit period are known. 
Further, the detection circuitry is sensitive only to 
adjacent "1" and "0" bits, responding only to the 
average dc over this interval and rejecting all other dc. 
The input to the baseline correction circuitry is ob-
tained from an automatic gain control output ampli-
fier. The signal is applied to the input of three time-
shared integrate-hold-and-dump circuits (IHD1,
IHD 2, and IHD 3). Each integrator circuit integrates 
for two bit times, then holds and dumps for one-half 
bit time each. The integration intervals overlap so that 
all pairs of adjacent bits form an integration interval. 
The integration intervals are controlled by the logic 
functions R 1 , R2 , and R 3 . Thus, when R 1
 is low, 
IHD 1
 integrates. When R 1
 goes high, IHD 1 holds the 
voltage resulting from the previous integration. At the 
midpoint of the hold period, a dump pulse turns on the 
dump switch, discharging the integrating capacitor. 
When R 1
 goes low, a new integration interval begins. 
The integration periods of the three circuits, IH Di, 
IHD 2, and IHD3 are staggered in time in order to 
average over all pairs of bits. 
Interleave circuits (IL I, IL 2, and IL ) select each 
integrate output during the respective hold periods for 
routing to the baseline channel output. However, the 
interleave gate is held off if no data transition has 
occurred during the previous integration. R 1 and a 
data transition signal form an and gate function which 
controls IL i to route an associated integrator to the 
baseline channel output only during hold time and 
only if a data transition has occurred. In like manner, 
IHD 2 and IHD3 contribute to the output, through 
IL 2
 and IL 3 . The integrator waveforms show a net dc 
present as a result of integrating over periods of no 
data transition. 
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